Computer Organisation and Architecture – End of topic test 2

Q1. Explain the role of any 3 control lines available to the control bus (3 marks)
Q2. Explain, using an example, the relationship between the width of the address bus and the memory capacity of the system. (2 marks)
Q3. State a system that may benefit from using the Harvard architecture instead of the Von Neumann architecture and explain why. (2 marks)
Q4. Describe the use of any two dedicated special registers in the CPU. (4 marks)

mode and 8 bits for the operand.				
	a)	Explain what an instruction set is and what the maximum number of instructions this computer can handle is. (2 marks)		
	b)	1 bit has been used to determine the addressing mode. Explain the two possible addressing modes you need to be familiar with. (2 marks)		
Q	5. Exp	plain what an interrupt is and how it is handled by a CPU. (4 marks)		

Q5. A computer has instructions that are set out with 7 bits for the op code, 1 bit for the addressing

Q7. Explain what a computer word is and how it relates to the address bus. (2 marks)		
Q8. Aside from word length ar marks)	nd bus widths, describe 3 factors that affect processor performance. (6	
Q9. Write the assembly code i Comment each line of code.	nstructions which are equivalent to the following high-level code.	
x -> 0		
WHILE x < 100	00	
x -> x	+1	
ENDWHILE	(6 marks)	

	I
LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by <memory ref=""> into register d.</memory>
	Store the value that is in register d into the memory
STR Rd, <memory ref=""></memory>	1
	location specified by <memory ref="">.</memory>
ADD Rd, Rn, <operand></operand>	Add the value specified in <pre><pre>operand></pre> to the value in</pre>
iii voperana	register n and store the result in register d.
UB Rd, Rn, <operand></operand>	Subtract the value specified by <pre><pre>operand</pre> from the value</pre>
30B Rd, RH, Coperand	in register n and store the result in register d.
MOV Rd, <pre>operand></pre>	Copy the value specified by <operand> into register d.</operand>
CMD Dr. (or one rel)	Compare the value stored in register n with the value
CMP Rn, <operand></operand>	specified by <pre>operand>.</pre>
D (1.1.1)	Always branch to the instruction at position <label> in the</label>
B <label></label>	program.
	Conditionally branch to the instruction at position <label></label>
	in the program if the last comparison met the criteria
	specified by the <condition>. Possible values for</condition>
B <condition> <label></label></condition>	<pre><condition> and their meaning are:</condition></pre>
	EQ: Equal to, NE: Not equal to, GT: Greater than,
	LT: Less than.
	Perform a bitwise logical AND operation between the value
AND Rd, Rn, <operand></operand>	in register n and the value specified by <pre>operand> and</pre>
This ha, hii, toperands	store the result in register d.
	Perform a bitwise logical OR operation between the value
ODD Dd Dn (onorand)	,
ORR Rd, Rn, <operand></operand>	in register n and the value specified by <pre>operand> and</pre>
	store the result in register d.
	Perform a bitwise logical exclusive or (XOR) operation
EOR Rd, Rn, <operand></operand>	between the value in register n and the value specified by
	<pre><operand> and store the result in register d.</operand></pre>
MVN Rd, <operand></operand>	Perform a bitwise logical NOT operation on the value
.,	specified by <pre>operand> and store the result in register d.</pre>
	Logically shift left the value stored in register n by the
LSL Rd, Rn, <operand></operand>	number of bits specified by <pre><pre>operand></pre> and store the</pre>
	result in register d.
	Logically shift right the value stored in register n by the
LSR Rd, Rn, <operand></operand>	number of bits specified by <pre><pre>operand></pre> and store the</pre>
	result in register d.
HALT	Stops the execution of the program.
	1 0